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Abstract—Energy consumption is a key optimization goal for
all modern processors. Negative Capacitance Field-Effect Transis-
tors (NCFETs) are a leading emerging technology that promises
outstanding performance in addition to better energy efficiency.
Thickness of the additional ferroelectric layer, frequency, and
voltage are the key parameters in NCFET technology that impact
the power and frequency of processors. However, their joint
impact on energy optimization has not been investigated yet.
In this work, we are the first to demonstrate that conven-
tional (i.e., NCFET-unaware) dynamic voltage/frequency scaling
(DVFS) techniques to minimize energy are sub-optimal when
applied to NCFET-based processors. We further demonstrate
that state-of-the-art NCFET-aware voltage scaling for power
minimization is also sub-optimal when it comes to energy. This
work provides the first NCFET-aware DVFS technique that
optimizes the processor’s energy through optimal runtime fre-
quency/voltage selection. In NCFETs, energy-optimal frequency
and voltage are dependent on the workload and technology
parameters. Our NCFET-aware DVFS technique considers these
effects to perform optimal voltage/frequency selection at runtime
depending on workload characteristics. Results show up to
90% energy savings compared to conventional DVFS techniques.
Compared to state-of-the-art NCFET-aware power management,
our technique provides up to 72% energy savings along with
3.7x higher performance.
I. INTRODUCTION
Minimizing the energy consumption of a processor is the
primary concern in many applications [1]. The energy con-
sumption of any processor depends on its operating frequency
(F) and operating voltage (V) as well as on the total exe-
cution time of the running workload. Energy consumption
for executing a given workload is minimized by carefully
selecting V/F pairs to exploit these dependencies. Because
these dependencies vary among different technologies, energy
optimization techniques should be aware of new technology.
Negative Capacitance Field-Effect Transistors (NCFETs)
are a promising emerging technology that provides a consider-
able improvement in a circuit’s performance over conventional
FinFETs. This is because NCFETs employ a ferroelectric layer
(FL) within the gate stack of the transistor, which manifests
itself as a Negative Capacitance (NC). The latter results in
a voltage amplification at the internal gate of the transistor,
which boosts the electric field. This, in turn, has two key
implications [2]: (1) NCFET-based circuits can operate at
a higher frequency at the same operating voltage (V ), (2)
NCFET-based circuits can operate at the same frequency but at
lower operating voltage leading to considerable power savings.
Power and performance of NCFET-based processors: The
energy consumption of a processor is the integral of the power
consumption over the total execution time. Prior work has
shown that NCFET-based processors exhibit an observable
performance enhancement compared to FinFETs due to volt-
age amplification. Fig. 1(a) shows how the maximum fre-













































Fig. 1: (a) NCFET boosts the maximum frequency of the processor
at given voltage. Gains increase with a thicker ferroelectric layer
(FL). (b) NCFET increases the dynamic power due to the increase in
the frequency and gate capacitance of the transistor. (c) NCFET with
a thin FL weakens the dependency of leakage on voltage. At higher
thicknesses, the leakage dependency is reversed [2].
is employed. FL thickness is referred to as TFEx, where x is
the layer thickness in nanometer. TFE0 refers to conventional
FinFET technology with out FL.
NC increases the total gate capacitance of FinFETs, together
with increased frequency, results in a higher dynamic power at
the same operating voltage (Fig. 1(b)). Importantly, increasing
the thickness of the FL inverses the dependency of leakage
power on V due to the negative drain-induced barrier lowering
effect (DIBL) [3], as shown in Fig. 1(c). Therefore, reducing
V increases the leakage power, instead of decreases as in
conventional FinFET. This has a far-reaching impact when it
comes to any DVFS-based energy optimization scheme.
Workload dependency: Total power consumption is the sum
of dynamic and leakage power. Fig. 1 demonstrates that
dynamic and leakage power are differently affected by changes
in the voltage and FL thickness. Different workloads have
different runtime activities and hence different dynamic to
leakage power ratios. Therefore, the characteristics of the
running workloads need to be considered when selecting the
FL thickness, voltage and frequency in order to optimize the
processor’s energy.
Energy minimization with NCFET: Fig. 2 shows the power
consumption of the slave thread of the PARSEC dedup bench-



















Fig. 2: Total power consumption of the PARSEC dedup benchmark
depends on the frequency and thickness of the FL. V is selected
differently for every combination of thickness TFEx and frequency
to sustain the required frequency. Different thicknesses are optimal
(minimum power) at different frequencies, showing the importance
of selecting the optimal thickness. NCFET weakens the increase of
power with frequency, necessitating to revisit the frequency selection
in order to minimize energy consumption.
operating voltage at every pair of frequency and FL thickness
is selected according to Fig. 1(a) to the minimum voltage that
sustains the given frequency.
Fig. 2 gives several key insights into energy minimization
in NCFETs. Firstly, it shows the importance of selecting the
optimal thickness of the FL. At high frequencies, TFE4 results
in the lowest power consumption. The reason is that dynamic
power is high but TFE4 suppresses it the most. By contrast,
at low frequencies, dynamic power decreases rapidly and
therefore leakage becomes more dominant. This is the reason
why TFE2 is optimal in this example. The selection of the FL
thickness at design-time strongly affects energy consumption.
Secondly, the results also confirm the well-known fact that
the power consumption in conventional FinFETs (i.e., TFE0)
increases stronger than linearly with frequency. Therefore,
despite the decrease in runtime, increasing the frequency
increases the energy for executing a fixed workload. This leads
to a well-known trade-off between energy and performance,
where the lowest voltage and frequency levels minimize the
total energy of a conventional FinFET processor. However,
the trends are different in NCFETs. A thicker FL weakens
the power increase with increased frequency. This, in turn,
weakens the energy-performance trade-off, such that higher
frequencies can potentially lead to lower energy due to their
shorter execution time and hence leakage duration (where
leakage power itself is potentially reduced at higher voltages).
While a processor’s energy is always minimized at the lowest
voltage/frequency in conventional FinFET, this does not hold
anymore in NCFET. Hence, developing new NCFET-aware
energy optimization techniques is indispensable.
In this work, we present the first energy optimization
technique for NCFET-based processors. Our approach models
the impact of frequency, voltage, workload characteristics and
FL thickness on NCFET energy. Using these models, we
present an optimization technique for DVFS operating points
in NCFET processors.
Our novel contributions within this paper are as follows:
(1) We present an analytical energy model of NCFET-based
processors. The model allows designers to explore the joint
effects of voltage, frequency, workload characteristics and
ferroelectric layer thickness on NCFET energy.
(2) We present an NCFET-aware DVFS technique for energy
optimization that selects the optimal frequency/voltage pair at
runtime considering the characteristics of the workloads.
(3) We explore the dependency of DVFS operating points and
optimal energy on workloads and technology parameters.
II. RELATED WORK
DVFS is used in almost all modern processors to minimize
energy while meeting performance requirements. Conventional
DVFS selects the minimum frequency and voltage required
under fixed performance constraints. When it comes to the
optimal energy point, many studies showed that operating
processors at a near-threshold voltage achieves such a goal [5].
However, it leads to performance degradation.
Recently, few works explored NCFET processor design
and optimization. [2], [6] presented a comparison between
conventional FinFET and NCFET processors under different
configurations (i.e., FL thicknesses). The study in [2] showed
how NCFETs impact the performance, power and temperature
of a processor. In [7], a dynamic voltage scaling (DVS)
technique has been proposed to optimize the power consump-
tion of NCFET many-core systems under fixed performance
constraint. The work assumes a constant frequency and hence
it only scales the voltage standalone. Furthermore, the work
focused solely on power (not energy) minimization and it
studied only single FL thickness.
III. NCFET-AWARE ENERGY MODELS
We first present the application, power and frequency mod-
els that are used in this work. Later, we then present our
NCFET-aware energy optimization technique.
1) Application Model: The optimal frequency (fopt) is the
frequency at which the processor’s energy is minimized.
Vmin(fopt) is the minimum voltage required to sustain fopt.
Note that the minimum energy could be achieved at a higher
voltage than Vmin which is required to sustain fopt. Therefore,
Vopt(fopt) is the optimal voltage for operating at fopt [7].
To simplify the application model, we assume that the
performance is linearly affected by frequency. We use the
ratio of dynamic to total power that a workload exhibits at the
highest thickness at the common highest frequency (f̂ ) among
all thicknesses (i.e., TFE4 at 1.2GHz) in order to represent a
workload. By sweeping this ratio, we explore a large variety
of workload domains from memory-bound to compute-bound
applications. We assume a single thread is being executed on
a single core under a fixed amount of work (W ).
2) Power and Frequency Models: To characterize the power
and frequency models we follow the same methodology as in
[2]. A full SoC [8] is designed entirely from RTL to layout
using our NCFET cell libraries [9]. We then use commercial
signoff tools to analyze the power and frequency of the full
SoC. Finally, and similar to [7], we fitted the results into
mathematical equations to use them in our models.
The minimum voltage V (x)min(f
(x)
min) at thickness x required






















































0.7 dynamic/total power ratio
0.5 dynamic/total power ratio
Minimum Energy
Fig. 3: Energy consumption over frequency of two workloads
running on a processor designed in TFE4 and operated at Vopt(f).
The minimum energy does not appear at fmin, but instead at a higher
frequency fopt. As the two workloads have different dynamic/total
power ratios, the minimum energy appears at different fopt.




freq are constant fitting parameters. Min-




































leak are constant fitting
parameters. By operating at a frequency higher than f (x)min ,











3) Workload-Dependence and Energy Modeling: Dynamic
power consumption P (x)dyn(V, f) is affected by the running
workload, which is scaled by a factor rdyn≥0 from the












total(V, f) = P
(x)
dyn(V, f) + P
(x)
leak(V ) (7)
rdyn is not constant since it represents the current workload
activity that depends on the dynamic/total power ratio as a
variable. We define the dynamic/total power ratio as the rdyn
observed at P (4)dyn,min, which is the peak dynamic power at
TFE4 and f̂ as shown in Eq. (8):
dyn/tot =














dyn/tot · P (4)leak(V
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Therefore, the total energy is:
E
(x)
total(V, f) = (P
(x)






4) Optimal Frequency/Voltage Selection: Vopt and fopt that
minimize total energy can be obtained from the energy model
in the form of a minimization problem:









total(Vopt(f, rdyn), f) (12)
DVFS selection is, therefore, an optimization problem that


















































Fig. 4: (a) Optimal frequency selected by our technique over
dynamic/total ratio that minimizes energy for thicknesses TFEx using
W=106. (b) Optimal energy over dynamic/total power ratios for
different TFEx operating at optimal frequency fopt from (a).
Solving Eq. (12) using two different workloads on TFE4
processor results in curves shown in Fig. 3. Following a
conventional technique, the processor would run at fmin/Vopt
to minimize energy. However, increasing the frequency further
increases the operating voltage. This will increase the dynamic
energy, but stronger decreases the leakage energy and hence
the total energy decreases. This will continue until an inflection
point appears where the dynamic energy becomes prominent
and therefore increasing the frequency further increases the to-
tal energy. At this point, fopt is observed. Importantly, it shows
how two applications have different optimal frequencies.
IV. EXPLORATION AND OPTIMIZATION
In the following, we present our NCFET-aware DVFS
technique for energy optimization. We then perform a design
space exploration to determine the impact of FL thickness on
optimal energy as a function of workload parameters.
1) Frequency and Voltage Selection: fopt/Vopt selection fol-
lowing Eq. (12) is an optimization problem that can be solved
using a search algorithm by sweeping across all possible fre-
quency and voltage steps to minimize energy. We then examine
how the optimal frequency that minimizes energy using our
technique depends on possible workload characteristics. To
cover a wide range of workloads, we examine dynamic/total
power ratios in the range of 0.1-0.9 for W=106 cycles. The
optimal frequencies are shown in Fig. 4(a). Results show that
TFE4 exhibits the best performance (i.e., highest frequency)
over all thicknesses.
2) Thickness Exploration: Using the optimal frequencies
from Fig. 4(a), we can now examine the dependency of
FL thickness on the minimum energies. Minimum energy
results for different thicknesses and application characteristics
are shown in Fig. 4(b). The energy of TFE4 is always the
minimum among all thicknesses. However, the preference is
for TFE4 as it shows the best performance (see Fig. 4(a)) in
addition to the minimum energy. As a result, TFE4 shows the



















State-of-the-art [7] (fmax, Vopt)
Conventional (fmin, Vmin)
Fig. 5: Optimal energy of TFE4 over dynamic/total power ratio of
the four used scenarios. Our scenarios, operating at fopt regardless of
voltage, show the minimal energy among all cases. The conventional
technique using fmin is the worst scenario. A state-of-the-art [7]
approach selecting Vopt to achieve a trade-off between leakage and
dynamic power when operating at fmin is sub-optimal.
V. EVALUATION AND COMPARISONS
In the following, we examine the achievable energy savings
using our NCFET-aware frequency and voltage selection in
comparison with conventional DVFS and state-of-the-art. As
shown previously, TFE4 shows the minimum energy over all
thickness at fopt. TFE4 also shows the highest frequency over
all thicknesses (i.e., best performance). Therefore, we will only
show the energy savings for TFE4.
We examine the energy of TFE4 for different scenarios:
(1) NCFET-aware voltage and frequency selection (our): the
processor operates at fopt with Vopt(fopt) selected using
the technique published in [7]. (2) NCFET-aware frequency
selection (our): the processor operates at fopt using the
Vmin(fopt) required to sustain that frequency. (3) NCFET-
aware voltage selection (state of the art) [7]: the processor
operates at fmin, which is required to meet performance goal,
and Vopt(fmin) that minimizes the power consumption at
fmin. (4) Conventional DVFS technique where the processor
operates at fmin required to meet a performance goal and
Vmin required to sustain that frequency.
Energy Savings with NCFET-Aware DVFS: The results of
the four scenarios are demonstrated in Fig. 5, showing the
energies over dynamic/total power ratios. Results show that
our scenarios (1) and (2) (i.e., fopt) result in the minimum
energy regardless of voltage. The two scenarios have exactly
the same energy as results show that empirically, Vmin=Vopt
at fopt. This shows that frequency selection is more important
than voltage selection for minimizing energy in NCFETs.
Moreover, results compared to scenario (3) [7] highlight the
importance of selecting the optimal frequency. Our scenarios
are orthogonal to scenario (3) as [7] targets minimum power
under fixed performance while we target minimum energy.
Crucially, our results show that, depending on the workload,
minimal energy is potentially achieved at a higher frequency
than any performance constraint would require. In other words,
even optimal power management may necessitate more com-
plex frequency optimizations than investigated in [7]. The
energy savings using our optimization over state-of-the-art can
reach up to 72%.
Finally, the conventional scenario (4) shows the highest en-
ergy consumption among all cases for all dynamic/total power
ratios as it is completely NCFET-unaware. This highlights,
again, that existing power management techniques cannot be























Scenario 1&2 vs 4 Scenario 1&2 vs 3
Fig. 6: Energy savings by operating at fopt selected in our scenarios
(1&2) in comparison with conventional technique (4) and state-of-
the-art (3). Saving is up to 90% and up to 72% compared to
conventional and state-of-the-art [7] scenarios, respectively.
technique need to be developed, which we present in this
work. The energy gains using our technique compared to a
conventional DVFS can reach up to 90%.
Energy savings results are summarized in Fig. 6. A state-of-
the-art scenario results in higher savings than a conventional
DVFS approach, as the state-of-the-art is NCFET-aware albeit
for voltage selection only.
VI. CONCLUSIONS
NCFETs are a promising emerging technology that pro-
vides outstanding performance in addition to better power
optimization compared to conventional FinFET technology.
As conventional energy minimization techniques are unaware
of the inverse dependency that leakage power exhibits in
NCFETs, they become sub-optimal. In this work, we presented
the first NCFET-aware DVFS technique to optimize the energy
of NCFET-based processors. We showed how optimal fre-
quency and voltage can be selected. The optimal frequency to
achieve minimal energy is larger than the minimum frequency.
The largest FL thickness provides both the best energy and
performance. Our analysis further demonstrated a design space
for selecting the optimal operating frequency fopt and voltage
Vopt to minimize energy based on thickness and application
characteristics. Compared to conventional DVFS techniques,
our approach results in up to 90 % and up to 72 % energy
savings compared to conventional and state-of-the-art NCFET-
aware voltage scaling, respectively.
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